

PE-EC603C — CMOS VLSI Design

Semester VI • 3L:0T:0P • 3 Credits

Module 3 Exam Notes: VLSI and IC Fabrication Technology

CGEC | B.Tech ECE (2023–27) | *Biraj Sarkar*

Contents

1	Unit Fabrication Processes in VLSI	2
1.1	Wafer Preparation	2
1.2	Oxidation	2
1.3	Photolithography	2
1.4	Diffusion & Ion Implantation	2
1.5	Deposition (CVD & PVD)	3
1.6	Etching & Chemical Mechanical Planarization (CMP)	3
2	CMOS Fabrication Process Flow	3
2.1	n-Well CMOS Process Flow Steps	3
2.2	p-Well and Twin-Tub CMOS Processes	4

1. Unit Fabrication Processes in VLSI

IC fabrication involves a sequential series of chemical and physical processing steps performed on a high-purity silicon wafer substrate.

1.1 Wafer Preparation

Raw silicon dioxide (sand) is reduced to electronic-grade silicon (EGS). Wafers are cut from a single-crystal ingot grown via the **Czochralski (CZ) method**, followed by slicing, edge-rounding, grinding, and chemical-mechanical polishing (CMP) to create a defect-free surface.

1.2 Oxidation

The process of growing a thin layer of silicon dioxide (SiO_2) on the silicon surface. It is used as a gate oxide, masking layer, and passivation barrier.

- **Dry Oxidation ($\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$):** Performed in pure oxygen gas. Growth is slow, but produces high-density, high-quality oxides. Used for thin gate oxides.
- **Wet Oxidation ($\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$):** Performed in water vapor. Growth is very fast, but density is lower. Used for thick field oxides (FOX) or masking layers.

Deal-Grove Model of Oxidation

The oxide thickness x_{ox} grown over time t is expressed by the quadratic relation:

$$x_{ox}^2 + A \cdot x_{ox} = B(t + \tau) \quad (1)$$

- **Short times (linear regime):** $x_{ox} \approx \frac{B}{A}(t + \tau)$ (reaction rate-limited).
- **Long times (parabolic regime):** $x_{ox} \approx \sqrt{B \cdot t}$ (diffusion-limited through existing oxide).

1.3 Photolithography

A process used to transfer geometric patterns from a photo-mask onto the wafer surface. 1. **Coating:** Apply light-sensitive polymer liquid (**Photoresist - PR**) on the wafer and spin to distribute uniformly. Soft-bake to drive off solvents. 2. **Exposure:** Shine UV light through a chrome pattern photo-mask onto the PR layer.

- **Positive PR:** Exposed regions become soluble in developer solution.
- **Negative PR:** Exposed regions polymerize/cross-link, becoming insoluble.

3. **Development:** Wash away soluble photoresist in developer solution. Hard-bake to solidify the remaining PR pattern.

1.4 Diffusion & Ion Implantation

These processes introduce dopant impurities (boron for p-type, phosphorus/arsenic for n-type) into selective regions of the silicon substrate:

- **Diffusion:** High-temperature thermal process (900°C – 1100°C). Dopant atoms diffuse

isotropically (in all directions, leading to lateral junction spreading beneath the masks) following Fick's laws of diffusion.

- **Ion Implantation:** An energetic beam of dopant ions is accelerated in an electric field (10–500 keV) and directed at the wafer. Ions penetrate vertically, creating a precise, anisotropic dopant profile. This causes lattice damage, requiring high-temperature **thermal annealing** to restore the crystal structure.

1.5 Deposition (CVD & PVD)

Used to grow thin films of materials (polysilicon, silicon nitride, metals) on the wafer surface.

- **Chemical Vapor Deposition (CVD):** Gaseous precursors react chemically at the wafer surface (e.g., thermal decomposition of silane to deposit polysilicon: $\text{SiH}_4 \rightarrow \text{Si} + 2\text{H}_2$).
- **Physical Vapor Deposition (PVD):** Physical transfer of atoms (sputtering or vacuum evaporation) from a metal target to the wafer. Used for metallization.

1.6 Etching & Chemical Mechanical Planarization (CMP)

- **Etching:** Selective removal of material not protected by photoresist.
 - **Wet Chemical Etching:** Isotropic, causes undercutting under the mask.
 - **Reactive Ion Etching (RIE) / Dry Etching:** Anisotropic, uses gas plasma to etch vertically.
- **CMP:** A chemical slurry and mechanical polishing pad process used to achieve flat, planar surfaces before subsequent lithography steps.

2. CMOS Fabrication Process Flow

CMOS circuits require the fabrication of both n-channel and p-channel MOSFETs on the same substrate. Since the substrate can only have one doping type (e.g., p-type), a localized well of the opposite type (e.g., n-well) must be created to house the complementary device.


2.1 n-Well CMOS Process Flow Steps

Starting with a p-type substrate: 1. **Well Formation:** Lithography and ion implantation of phosphorus/arsenic to create the **n-well region** (where pMOS transistors will be placed). Drive-in anneal. 2. **Active Area Definition:** Deposit silicon nitride (Si_3N_4) as a mask, pattern it, and grow thick **Field Oxide (FOX)** via local oxidation of silicon (LOCOS) to isolate active regions. 3. **Threshold Adjust Implants:** Implantation of boron to adjust the threshold voltages of both nMOS and pMOS devices. 4. **Gate Oxide Growth:** Grow high-quality, ultra-thin dry gate oxide layer (SiO_2). 5. **Polysilicon Gate Formation:** Deposit polysilicon via CVD, pattern it with lithography, and etch to form the gate electrodes. 6. **Source/Drain Implantation (Self-Aligned Gates):**

- Implant arsenic/phosphorus (n^+) to form nMOS source/drain and the n-well body contact tap. The polysilicon gate acts as a self-aligned mask for the channel.
- Implant boron (p^+) to form pMOS source/drain and the p-substrate body contact tap.

7. **Interlevel Dielectric (ILD) Deposition:** Deposit thick insulating oxide layer, etch contact holes. 8. **Metallization:** Deposit metal (aluminum/copper) via PVD, pattern, and etch to form interconnects.

CMOS Inverter Fabrication Cross-Section



2.2 p-Well and Twin-Tub CMOS Processes

- **p-Well Process:** Starts with an n-type substrate. nMOS transistors are created inside a fabricated p-well, while pMOS transistors are fabricated directly in the n-substrate.
- **Twin-Tub Process:** Starts with a high-resistivity wafer containing an epitaxial layer. Both an n-well (tub) and a p-well (tub) are fabricated separately to optimize nMOS and pMOS channel profiles independently, eliminating threshold voltage offsets and minimizing latch-up risk.

Quick Revision — Module 3

VLSI and IC Fabrication Technology | PE-EC603C

Key Fabrication Equations

$$\text{Deal-Grove Model: } x_{ox}^2 + A \cdot x_{ox} = B(t + \tau)$$

$$\text{Linear Oxide growth rate (thin): } \frac{dx_{ox}}{dt} \approx \frac{B}{A} \quad \text{Parabolic rate (thick): } \frac{dx_{ox}}{dt} \approx \frac{B}{2x_{ox}}$$

$$\text{Fick's Second Law of Diffusion: } \frac{\partial C(x, t)}{\partial t} = D \frac{\partial^2 C(x, t)}{\partial x^2}$$

One-Line Definitions

- **Czochralski Method:** Silicon crystal growth technique pulling single-crystal ingots from a liquid melt.
- **Dry Oxidation:** Oxidation utilizing pure oxygen gas, producing thin, highly uniform gate dielectric layers.
- **Wet Oxidation:** Oxidation utilizing steam water vapor, growing thick field oxides (FOX) rapidly.
- **Photoresist:** Light-sensitive organic polymer liquid used to transfer photomask geometric patterns.
- **Ion Implantation:** Anisotropic process accelerating dopant ions at high fields to target precise vertical depth profiles.
- **Self-Aligned Gate:** Technique where polysilicon gates act as masks for source/drain implants, preventing overlap offsets.
- **Twin-Tub CMOS:** Fabricating both n-well and p-well regions on epitaxial layers to optimize both transistor profiles.

Frequently Asked / Viva Questions

Q1. Compare dry oxidation and wet oxidation in terms of growth rate, density, and application.

Dry oxidation uses pure oxygen; its growth rate is slow but it produces high-density, high-quality oxides, making it suitable for thin gate oxides. Wet oxidation uses steam; its growth rate is very fast but it yields lower density, making it suitable for thick field isolation oxides (FOX).

Q2. Explain the difference between positive and negative photoresists.

In positive photoresists, exposure to UV light breaks down chemical bonds, making the exposed region highly soluble in the developer. In negative photoresists, UV exposure causes cross-linking, making the exposed region insoluble while unexposed regions wash away.

Frequently Asked / Viva Questions (contd.)

Q3. Why is ion implantation preferred over thermal diffusion for doping?

Ion implantation is highly anisotropic, allowing precise independent control of both dose (total quantity of atoms) and depth (controlled by acceleration energy) with minimal lateral spreading under masks. Thermal diffusion is isotropic and spreads laterally.

Q4. What is the Deal-Grove model and what are its two limiting regimes?

The Deal-Grove model describes the kinetics of thermal oxidation. The two limiting regimes are the linear regime (for thin oxides, reaction-rate limited at the silicon interface, $x_{ox} \propto t$) and the parabolic regime (for thick oxides, diffusion-limited through the existing SiO_2 layer, $x_{ox} \propto \sqrt{t}$).

Q5. What is thermal annealing and why is it necessary after ion implantation?

During ion implantation, high-energy dopant ions bombard the silicon lattice, knocking atoms out of position and damaging the crystal structure. Thermal annealing heats the wafer (typically 900°C to 1000°C) to repair the crystal lattice and electrically activate the dopants.

Q6. Explain the term "Self-Aligned Gate" process.

In this process, the polysilicon gate is patterned first. During the subsequent source/drain ion implantation, the gate itself acts as a mask protecting the channel region. This guarantees perfect alignment of the source/drain junctions with the gate edges, eliminating overlap capacitances.

Q7. What is the function of the body tap (p^+ in p-substrate) and well tap (n^+ in n-well)?

The body tap connects the p-substrate to the lowest potential (GND) and the well tap connects the n-well to the highest potential (V_{DD}). This keeps the parasitic p-substrate/n-well p-n junctions reverse-biased, preventing latch-up.

Q8. What is Local Oxidation of Silicon (LOCOS) and what is its drawback?

LOCOS is a selective oxidation process using silicon nitride masks to grow thick field oxide (FOX) for isolating adjacent devices. Its drawback is the lateral diffusion of oxygen under the nitride mask, forming a sloped oxide region called the "bird's beak", which wastes active area.

Q9. What is Shallow Trench Isolation (STI)?

STI is an isolation technique that replaces LOCOS in sub-micron technologies. It involves etching a shallow trench between active areas, filling it with deposited oxide (CVD), and planarizing it using CMP. It eliminates the bird's beak effect.

Q10. Describe the Twin-Tub CMOS process and its benefits.

The Twin-Tub process creates both an n-well and a p-well tub inside a high-resistivity epitaxial layer. This allows the doping profiles, threshold voltages, and body effects of nMOS and pMOS transistors to be optimized independently.